

## EE 435

## Lecture 37


ADC Design

#### Review from Last Lecture Three-Step Flash ADC with Interstage Gain








## Pipelined ADC Stage k




## 1-bit/Stage Pipeline Implementation








## 1-bit/Stage Pipeline Implementation



#### Review from Last Lecture Typical SC Pipeline Stage




Gain =4

$$V_{\text{out}} = V_{\text{IN}} \left( 1 + \frac{C_{\text{ta}} + C_{\text{tb}} + C_{\text{tc}}}{C_{\text{t}}} \right) - \left( d_{\text{dt}} \left( \frac{C_{\text{ta}}}{C_{\text{t}}} \right) + d_{\text{dt}} \left( \frac{C_{\text{tb}}}{C_{\text{t}}} \right) + d_{\text{ds}} \left( \frac{C_{\text{tb}}}{C_{\text{t}}} \right) \right) V_{\text{REF}} \implies V_{\text{OUTK}} = 4 V_{\text{INK}} - \left( d_{\text{dd}} + d_{\text{dd}} + d_{\text{dd}} \right) V_{\text{REF}}$$

- Directly use thermometer code outputs
- Can be extended to more bits/stage
- Accurate gain possible with good layout

## **Pipelined ADC**



- Pipelined structure is widely used
- More than one bit/stage is often used
- Optimal number of bits/stage still an area of debate
- Conceptually can simply design one stage and then copy/paste to increase resolution
- Accuracy (and correspondingly power) in latter stages can be dramatically reduced
- Most power consumed in op amps
- Power dominantly allocated to S/H and MSB stages

# ADC Types


### **Nyquist Rate**

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

### **Over-Sampled**

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

# Cyclic (Algorithmic) ADC



- Small amount of hardware
- Effective thru-put decreases


# ADC Types

### Nyquist Rate

### **Over-Sampled**

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time



Colored bits are shared

# ADC Types


### Nyquist Rate

### **Over-Sampled**

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time


### SAR ADC



ADCs Texas Instruments


SAR	728
Pipeline	294
Delta Sigma	187
Folding Interpolating	66
Delta Sigma	
Modulator	9
Two-Step	6
Flash	3
Total	1293

## SAR ADC




- DAC Controller may be simply U/D counter
- Binary search controlled by Finite State Machine is faster
- SAR ADC will have no missing codes if DAC is monotone
- Not very fast but can be small
- Any DAC can be used
- Single comparator !


### **Time Interleaved SAR ADC**



Time interleaving increases effective conversion rate by factor of m



## **Time Interleaved SAR ADC**



- Provides high-speed solution when single SAR can not operate fast enough
- May be more energy efficient even if single SAR can work
- May provide better performance than pipelined structure
- Matching between stages is critical
- Clock phasing is critical
- Idea is 40+ years old but only recently has become popular
- Calibration is essential to provide matching and phasing

# ADC Types

### Nyquist Rate

### **Over-Sampled**


- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

And Single Slope

### Single-Slope ADC

Sometimes Termed Integrating ADC




- Falling edge of  $\phi$  synchronous with respect to falling edge of  $C_{\text{LK}}$
- Can convert asynchronously wrt  $C_{CLK}$  or can be a clocked ADC where conversion clock signal is synchronous wrt  $C_{CLK}$ .
- Output valid when comparator output goes low
- Note V<sub>REF</sub> not explicitly shown in ADC architecture
- Very simple structure if C is off-chip

Single-Slope ADC

**Operation:** 

Assume  $V_X(t_{CONV})=0$ 

$$V_{X}(t) = \frac{1}{C} \int_{t_{CONV}}^{t} I_{X} dt = \frac{I_{X}}{C} (t - t_{CONV})$$
(1)



Assume  $I_X, V_{REF}, R, C, T_{CLK}$  are selected to satisfy the relationship

$$V_{\text{REF}} = \frac{1}{C} \int_{t_{\text{CONV}}}^{t_{\text{CONV}}+2^{n}} I_{\text{X}} dt = \frac{I_{\text{X}}}{C} 2^{n} T_{\text{CLK}} \qquad \text{thus} \qquad V_{\text{LSB}} = \frac{V_{\text{REF}}}{2^{n}} = \frac{I_{\text{X}}}{C} T_{\text{CLK}} \qquad (2)$$

Comparator will stop counter when  $V_X = V_{IN}$  and counter output will be  $X_{OUT} = k$ 


thus  $V_{X}(t_{CONV} + kT_{CLK}) = V_{IN} + \varepsilon$  where  $0 < \varepsilon < V_{LSB}$ 

It follows from (1) that

$$V_{X}(t_{CONV} + kT_{CLK}) = \frac{I_{X}}{C}kT_{CLK} = V_{IN} + \varepsilon$$
(3)

And finally from (2) and (3) that

$$V_{\text{IN}} = k \left( \frac{I_{\text{X}}}{C} T_{\text{CLK}} \right) - \epsilon \cong \frac{k}{2^n} V_{\text{REF}}$$




Benefits: Very simple structure and can provide a low-cost easy solution for low speed applications

Limitations:


- Process variations make it difficult to satisfy (1)
- C is usually large and thus off chip is often most practical
- Linearity of C important (since often off-chip)
- Nonlinearity in I<sub>X</sub> degrades performance
- R<sub>OUT</sub> of I<sub>X</sub> degrades performance
- Slow
- Not widely used

Options for improving performance:

- Introduce self-calibration cycle to satisfy (1) by trimming  $I_X$  or C
- Use high-impedance current source
- Use OP-Amp Based RC integrator



- Output valid when comparator output transitions to Low
- Must set RC time constants and  $T_{CLK}$  so output does not saturate
- Shown as noninverting integrator but slight modification will also work with inverting integrator
- Other integrator structures could be used
- Can leave one or more clock cycles between integrate up and integrate down



During  $\phi_1$ , integrate V<sub>IN</sub> for time 2<sup>n</sup>T<sub>CLK</sub>

At end of integrate up interval,

$$V_{OUT}\left(2^{n}T_{CLK}\right) = \frac{1}{RC}V_{IN}2^{n}T_{CLK}$$


Reset counter at time 2<sup>n</sup>T<sub>CLK</sub>

During  $\phi_2$ , integrate -V<sub>REF</sub> until comparator goes low and count clock transitions during down integration interval. At time comparator changes states, V<sub>OUT</sub>=0 and code in counter is k

$$0 = \frac{1}{RC} \int_{t_{CONV}}^{t_{CONV}+2^n} T_{CLK} V_{IN} dt - \frac{1}{RC} \int_{t_{CONV}+2^n}^{t_{CONV}+2^n} V_{REF} dt \qquad \Longrightarrow \qquad \frac{1}{RC} V_{IN} 2^n T_{CLK} = \frac{1}{RC} V_{REF} k T_{CLK} V_{REF} dt$$

Solving, obtain:

$$V_{IN} = \frac{k}{2^n} V_{REF}$$



#### Benefits

- Not dependent upon R, C, or T<sub>CLK</sub> (provided integrator does not saturate)
- Very simple structure that can give good results and cost can be low
- Inherently monotone

Limitations:

- Capacitor large and likely must be off-chip
- Linearity of capacitor is important (particularly of concern when off-chip)
- Slow
- Not widely used



## Stay Safe and Stay Healthy !

## End of Lecture 37